Skip to content
View duck2's full-sized avatar

Organizations

@metucclub @SymbiFlow

Block or report duck2

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. verilog-to-routing/vtr-verilog-to-routing Public

    Verilog to Routing -- Open Source CAD Flow for FPGA Research

    C++ 1.1k 407

  2. tetick Public

    poetic course scheduler

    JavaScript 19 9

  3. qwkgen Public

    generate my blog

    C 1

  4. SymbiFlow/uxsdcxx Public

    generate C++ reader/writer from XSD schema

    Python 6 3

  5. rtrt Public

    real time ray tracer

    C

  6. conway Public

    Verilog 1

17 contributions in the last year

Contribution Graph
Day of Week March April May June July August September October November December January February March
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More
Loading A graph representing duck2's contributions from March 17, 2024 to March 20, 2025. The contributions are 44% commits, 37% pull requests, 13% code review, 6% issues.

Contribution activity

March 2025

Opened 1 pull request in 1 repository
verilog-to-routing/vtr-verilog-to-routing 1 open
Reviewed 1 pull request in 1 repository
verilog-to-routing/vtr-verilog-to-routing 1 pull request
Loading